Madiel de Souza Conserva Filho / bts

Controllerr_saida_1.386882859036E12.log 867 Bytes
edit raw blame history 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
Checking cspFiles/Controllerr.csp

Checking Test(inter(inputs(Controllerr),outputs(Controllerr)) == {}) [T= ERROR
xtrue
BEGIN TRACE example=0 process=1
error
END TRACE example=0 process=1

Checking HideAll(Controllerr) :[divergence free [FD]]
xtrue
BEGIN TRACE example=0 process=0

END TRACE example=0 process=0

Checking Controllerr :[divergence free [FD]]
true

Checking LHS_InputDet(Controllerr) [F= RHS_InputDet(Controllerr)
true

Checking LHS_OutputDec_A(Controllerr) [F= RHS_OutputDec_A(Controllerr)
true

Checking LHS_OutputDec_B(Controllerr,input) [F= RHS_OutputDec_B(Controllerr,input)
true

Checking LHS_OutputDec_B(Controllerr,output) [F= RHS_OutputDec_B(Controllerr,output)
true

Checking LHS_OutputDec_B(Controllerr,write) [F= RHS_OutputDec_B(Controllerr,write)
true

Checking LHS_OutputDec_B(Controllerr,read) [F= RHS_OutputDec_B(Controllerr,read)
true