Blame view

BRIC/fdrLog/Cell3_saida_1.38689112926E12.log 617 Bytes
eeb5cac08   Madiel de Souza Conserva Filho   first
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
  Checking cspFiles/Cell3.csp
  
  Checking Test(inter(inputs(Cell3),outputs(Cell3)) == {}) [T= ERROR
  xtrue
  BEGIN TRACE example=0 process=1
  error
  END TRACE example=0 process=1
  
  Checking HideAll(Cell3) :[divergence free [FD]]
  xtrue
  BEGIN TRACE example=0 process=0
  
  END TRACE example=0 process=0
  
  Checking Cell3 :[divergence free [FD]]
  true
  
  Checking LHS_InputDet(Cell3) [F= RHS_InputDet(Cell3)
  true
  
  Checking LHS_OutputDec_A(Cell3) [F= RHS_OutputDec_A(Cell3)
  true
  
  Checking LHS_OutputDec_B(Cell3,rd_i.3) [F= RHS_OutputDec_B(Cell3,rd_i.3)
  true
  
  Checking LHS_OutputDec_B(Cell3,wrt_i.3) [F= RHS_OutputDec_B(Cell3,wrt_i.3)
  true