Blame view
BRIC/fdrLog/Cell1_saida_1.386780746895E12.log
617 Bytes
eeb5cac08
![]() |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 |
Checking cspFiles/Cell1.csp Checking Test(inter(inputs(Cell1),outputs(Cell1)) == {}) [T= ERROR xtrue BEGIN TRACE example=0 process=1 error END TRACE example=0 process=1 Checking HideAll(Cell1) :[divergence free [FD]] xtrue BEGIN TRACE example=0 process=0 END TRACE example=0 process=0 Checking Cell1 :[divergence free [FD]] true Checking LHS_InputDet(Cell1) [F= RHS_InputDet(Cell1) true Checking LHS_OutputDec_A(Cell1) [F= RHS_OutputDec_A(Cell1) true Checking LHS_OutputDec_B(Cell1,rd_i.1) [F= RHS_OutputDec_B(Cell1,rd_i.1) true Checking LHS_OutputDec_B(Cell1,wrt_i.1) [F= RHS_OutputDec_B(Cell1,wrt_i.1) true |